Sciweavers

428 search results - page 34 / 86
» FPGA-Based SAT Solver
Sort
View
ICCAD
2006
IEEE
128views Hardware» more  ICCAD 2006»
14 years 4 months ago
Improvements to combinational equivalence checking
The paper explores several ways to improve the speed and capacity of combinational equivalence checking based on Boolean satisfiability (SAT). State-of-the-art methods use simulat...
Alan Mishchenko, Satrajit Chatterjee, Robert K. Br...
SAT
2009
Springer
119views Hardware» more  SAT 2009»
14 years 2 months ago
Backdoors in the Context of Learning
The concept of backdoor variables has been introduced as a structural property of combinatorial problems that provides insight into the surprising ability of modern satisfiability...
Bistra N. Dilkina, Carla P. Gomes, Ashish Sabharwa...
ASP
2005
Springer
14 years 1 months ago
An Experimental Study of Search Strategies and Heuristics in Answer Set Programming
Answer Set Programming (ASP) and propositional satisfiability (SAT) are closely related. In some recent work we have shown that, on a wide set of logic programs called “tight”...
Enrico Giunchiglia, Marco Maratea
SAT
2011
Springer
263views Hardware» more  SAT 2011»
12 years 10 months ago
Failed Literal Detection for QBF
Failed literal detection (FL) in SAT is a powerful approach for preprocessing. The basic idea is to assign a variable as assumption. If boolean constraint propagation (BCP) yields ...
Florian Lonsing, Armin Biere
DAC
2003
ACM
14 years 8 months ago
Learning from BDDs in SAT-based bounded model checking
Bounded Model Checking (BMC) based on Boolean Satisfiability (SAT) procedures has recently gained popularity as an alternative to BDD-based model checking techniques for finding b...
Aarti Gupta, Malay K. Ganai, Chao Wang, Zijiang Ya...