Sciweavers

103 search results - page 9 / 21
» Fast placement approaches for FPGAs
Sort
View
FPGA
2003
ACM
123views FPGA» more  FPGA 2003»
14 years 18 days ago
Wire type assignment for FPGA routing
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
Seokjin Lee, Hua Xiang, D. F. Wong, Richard Y. Sun
MAM
2006
95views more  MAM 2006»
13 years 7 months ago
Stochastic spatial routing for reconfigurable networks
FPGA placement and routing is time consuming, often serving as the major obstacle inhibiting a fast edit-compile-test loop in prototyping and development and the major obstacle pr...
André DeHon, Randy Huang, John Wawrzynek
ARC
2007
Springer
115views Hardware» more  ARC 2007»
14 years 1 months ago
Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues
This paper presents an overview regarding the synthesis of regular expressions targeting FPGAs. It describes current solutions and a number of open issues. Implementation of regula...
João Bispo, Ioannis Sourdis, João M....
FPL
2000
Springer
130views Hardware» more  FPL 2000»
13 years 11 months ago
Area-Optimized Technology Mapping for Hybrid FPGAs
As integration levels in FPGA devices have increased over the past decade, the structure of programmable logic resources has become more diversified. Recently, Altera Corporation h...
Srini Krishnamoorthy, Sriram Swaminathan, Russell ...
VLSID
2007
IEEE
92views VLSI» more  VLSID 2007»
14 years 7 months ago
Floorplanning in Modern FPGAs
State-of-the-art FPGA architectures have millions of gates in CLBs, Block RAMs, and Multiplier blocks which can host fairly large designs. While their physical design calls for oor...
Pritha Banerjee, Susmita Sur-Kolay, Arijit Bishnu