Sciweavers

471 search results - page 51 / 95
» Faster Multiplication in GF(2)[x]
Sort
View
DSD
2003
IEEE
69views Hardware» more  DSD 2003»
14 years 3 months ago
A VLIW Architecture for Logarithmic Arithmetic
The Logarithmic Number System (LNS) is an alternative to IEEE-754 standard floating-point arithmetic. LNS multiply, divide and square root are easier than IEEE-754 and naturally ...
Mark G. Arnold
IPPS
2003
IEEE
14 years 3 months ago
HMPI: Towards a Message-Passing Library for Heterogeneous Networks of Computers
The paper presents Heterogeneous MPI (HMPI), an extension of MPI for programming high-performance computations on heterogeneous networks of computers. It allows the application pr...
Alexey L. Lastovetsky, Ravi Reddy
ISCA
2003
IEEE
124views Hardware» more  ISCA 2003»
14 years 3 months ago
Banked Multiported Register Files for High-Frequency Superscalar Microprocessors
Multiported register files are a critical component of high-performance superscalar microprocessors. Conventional multiported structures can consume significant power and die ar...
Jessica H. Tseng, Krste Asanovic
DAGM
2003
Springer
14 years 3 months ago
Real-Time Inspection System for Printed Circuit Boards
In this paper, we present a real-time PCB inspection system which can detect defects including the breaks in the wires and short circuit. The proposed inspection algorithm is based...
Kang-Sun Choi, Jae-Young Pyun, Nam-Hyeong Kim, Bye...
DATE
2010
IEEE
110views Hardware» more  DATE 2010»
14 years 3 months ago
An RDL-configurable 3D memory tier to replace on-chip SRAM
—In a conventional SoC designs, on-chip memories occupy more than the 50% of the total die area. 3D technology enables the distribution of logic and memories on separate stacked ...
Marco Facchini, Paul Marchal, Francky Catthoor, Wi...