Sciweavers

730 search results - page 100 / 146
» Faster dimension reduction
Sort
View
DATE
2007
IEEE
154views Hardware» more  DATE 2007»
14 years 3 months ago
Soft error rate analysis for sequential circuits
Due to reduction in device feature size and supply voltage, the sensitivity to radiation induced transient faults (soft errors) of digital systems increases dramatically. Intensiv...
Natasa Miskov-Zivanov, Diana Marculescu
ICDAR
2007
IEEE
14 years 3 months ago
Exploiting Fisher Kernels in Decoding Severely Noisy Document Images
Decoding noisy document images is commonly needed in applications such as enterprise content management. Available OCR solutions are still not satisfactory especially on noisy ima...
J. Chen, Y. Wang
ISVLSI
2007
IEEE
205views VLSI» more  ISVLSI 2007»
14 years 3 months ago
An Automated Passive Analog Circuit Synthesis Framework using Genetic Algorithms
In this work, we present a genetic algorithm based automated circuit synthesis framework for passive analog circuits. A procedure is developed for the simultaneous generation of b...
Angan Das, Ranga Vemuri
SECON
2007
IEEE
14 years 3 months ago
Approximation Algorithm for Base Station Placement in Wireless Sensor Networks
Base station location has significant impact on network lifetime performance for a sensor network. For a multihop sensor network, this problem is particular challenging as we need ...
Yi Shi, Yiwei Thomas Hou
DATE
2006
IEEE
120views Hardware» more  DATE 2006»
14 years 2 months ago
Soft delay error analysis in logic circuits
— In this paper, we present an analysis methodology to compute circuit node sensitivity due to charged particle induced delay (timing) errors, Soft Delay Errors (SDE). We define...
Balkaran S. Gill, Christos A. Papachristou, Franci...