Sciweavers

730 search results - page 103 / 146
» Faster dimension reduction
Sort
View
ICPP
1999
IEEE
14 years 1 months ago
Adaptive Bubble Router: A Design to Improve Performance in Torus Networks
A router design for torus networks that significantly reduces message latency over traditional wormhole routers is presented in this paper. This new router implements virtual cut-...
Valentin Puente, Ramón Beivide, José...
CODES
1998
IEEE
14 years 1 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...
HICSS
1998
IEEE
108views Biometrics» more  HICSS 1998»
14 years 1 months ago
Workflow Optimization through Task Redesign in Business Information Processes
The academic and professional literature addressing business process reengineering points at inter-task information flow delays (handoffs) as a major source of processing errors a...
Rajiv M. Dewan, Abraham Seidmann, Zhiping D. Walte...
ASPDAC
2007
ACM
124views Hardware» more  ASPDAC 2007»
14 years 24 days ago
BddCut: Towards Scalable Symbolic Cut Enumeration
While the covering algorithm has been perfected recently by the iterative approaches, such as DAOmap and IMap, its application has been limited to technology mapping. The main fact...
Andrew C. Ling, Jianwen Zhu, Stephen Dean Brown
ASYNC
2004
IEEE
102views Hardware» more  ASYNC 2004»
14 years 16 days ago
Non-Uniform Access Asynchronous Register Files
Register files of microprocessors have often been cited as performance bottlenecks and significant consumers of energy. The robust and modular nature of quasi-delay insensitive (Q...
David Fang, Rajit Manohar