Sciweavers

372 search results - page 13 / 75
» Fault simulation on reconfigurable hardware
Sort
View
ICCAD
1998
IEEE
75views Hardware» more  ICCAD 1998»
14 years 5 days ago
A fast, accurate, and non-statistical method for fault coverage estimation
We present a fast, dynamic fault coverage estimation technique for sequential circuits that achieves high degrees of accuracy by signi cantly reducing the number of injected fault...
Michael S. Hsiao
FCCM
2000
IEEE
133views VLSI» more  FCCM 2000»
14 years 10 days ago
Configuration Caching Management Techniques for Reconfigurable Computing
Although run-time reconfigurable systems have been shown to achieve very high performance, the speedups over traditional microprocessor systems are limited by the cost of configur...
Zhiyuan Li, Katherine Compton, Scott Hauck
VTS
2002
IEEE
101views Hardware» more  VTS 2002»
14 years 25 days ago
Speeding Up The Byzantine Fault Diagnosis Using Symbolic Simulation
Fault diagnosis is to predict the potential fault sites in a logic IC. In this paper, we particularly address the problem of diagnosing faults that exhibit the so-called Byzantine...
Shi-Yu Huang
DSD
2010
IEEE
140views Hardware» more  DSD 2010»
13 years 8 months ago
RobuCheck: A Robustness Checker for Digital Circuits
Abstract—Continuously shrinking feature sizes cause an increasing vulnerability of digital circuits. Manufacturing failures and transient faults may tamper the functionality. Aut...
Stefan Frehse, Görschwin Fey, André S&...