Sciweavers

936 search results - page 164 / 188
» Fault tolerant mechanism design
Sort
View
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
14 years 11 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal
HPCA
2007
IEEE
14 years 11 months ago
A Scalable, Non-blocking Approach to Transactional Memory
Transactional Memory (TM) provides mechanisms that promise to simplify parallel programming by eliminating the need for locks and their associated problems (deadlock, livelock, pr...
Hassan Chafi, Jared Casper, Brian D. Carlstrom, Au...
DATE
2008
IEEE
114views Hardware» more  DATE 2008»
14 years 5 months ago
Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors
—The contribution of memory latency to execution time continues to increase, and latency hiding mechanisms become ever more important for efficient processor design. While high-...
Sanghyun Park, Aviral Shrivastava, Yunheung Paek
ATAL
2008
Springer
14 years 28 days ago
Mitigating catastrophic failure at intersections of autonomous vehicles
Fully autonomous vehicles promise enormous gains in safety, efficiency, and economy. Before such gains can be realized, safety and reliability concerns must be addressed. We have ...
Kurt M. Dresner, Peter Stone
NCA
2009
IEEE
14 years 5 months ago
Maintaining Network QoS Across NIC Device Driver Failures Using Virtualization
: © Maintaining Network QoS Across NIC Device Driver Failures Using Virtualization Michael Le, Andrew Gallagher, Yuval Tamir, Yoshio Turner HP Laboratories HPL-2009-115 device dri...
Michael Le, Andrew Gallagher, Yuval Tamir, Yoshio ...