Sciweavers

229 search results - page 30 / 46
» Fault-Tolerant Clock Synchronization in CAN
Sort
View
ASPDAC
2004
ACM
141views Hardware» more  ASPDAC 2004»
14 years 1 months ago
An approach for reducing dynamic power consumption in synchronous sequential digital designs
— The problem of minimizing dynamic power consumption by scaling down the supply voltage of computational elements off critical paths is widely addressed in the literature for th...
Noureddine Chabini, Wayne Wolf
SECON
2010
IEEE
13 years 5 months ago
Secondis: An Adaptive Dissemination Protocol for Synchronizing Wireless Sensor Networks
Reliability and predictability of the timing behavior have shown to be major issues for wireless sensor network deployments. Real-time requirements presented by several application...
Federico Ferrari, Andreas Meier, Lothar Thiele
DCOSS
2009
Springer
14 years 2 months ago
LazySync: A New Synchronization Scheme for Distributed Simulation of Sensor Networks
To meet the demands for high simulation fidelity and speed, parallel and distributed simulation techniques are widely used in building wireless sensor network simulators. However,...
Zhong-Yi Jin, Rajesh Gupta
EMSOFT
2010
Springer
13 years 5 months ago
Semantics-preserving implementation of synchronous specifications over dynamic TDMA distributed architectures
We propose a technique to automatically synthesize programs and schedules for hard real-time distributed (embedded) systems from synchronous data-flow models. Our technique connec...
Dumitru Potop-Butucaru, Akramul Azim, Sebastian Fi...
CONCUR
2003
Springer
14 years 28 days ago
A Compositional Semantic Theory for Synchronous Component-based Design
Abstract. Digital signal processing and control (DSPC) tools allow application developers to assemble systems by connecting predefined components in signal–flow graphs and by h...
Barry Norton, Gerald Lüttgen, Michael Mendler