Sciweavers

229 search results - page 37 / 46
» Fault-Tolerant Clock Synchronization in CAN
Sort
View
ISLPED
2004
ACM
124views Hardware» more  ISLPED 2004»
14 years 1 months ago
Application adaptive energy efficient clustered architectures
As clock frequency and die area increase, achieving energy efficiency, while distributing a low skew, global clock signal becomes increasingly difficult. Challenges imposed by dee...
Diana Marculescu
ASYNC
2003
IEEE
100views Hardware» more  ASYNC 2003»
14 years 29 days ago
Congestion and Starvation Detection in Ripple FIFOs
High-speed asynchronous ripple FIFOs may be easily embedded in synchronous environments and can elegantly handle the problem of forwarding data between clock domains. In cases whe...
William S. Coates, Robert J. Drost
ATVA
2006
Springer
131views Hardware» more  ATVA 2006»
13 years 11 months ago
Timed Unfoldings for Networks of Timed Automata
Whereas partial order methods have proved their efficiency for the analysis of discrete-event systems, their application to timed systems remains a challenging research topic. Here...
Patricia Bouyer, Serge Haddad, Pierre-Alain Reynie...
JSAC
2011
253views more  JSAC 2011»
13 years 2 months ago
Control Channel Establishment in Cognitive Radio Networks using Channel Hopping
Abstract—In decentralized cognitive radio (CR) networks, enabling the radios to establish a control channel (i.e., “rendezvous” to establish a link) is a challenging problem....
Kaigui Bian, Jung Min Park, Ruiliang Chen
ASYNC
2007
IEEE
107views Hardware» more  ASYNC 2007»
14 years 2 months ago
On-chip samplers for test and debug of asynchronous circuits
On-chip high-bandwidth sampling circuits supplement traditional test and debug techniques by non-invasively probing analog voltages for off-chip measurement. Existing circuits rel...
Frankie Liu, Ron Ho, Robert J. Drost, Scott Fairba...