ASYNC 2007 - PDF Preprint Papers

ASYNC 2007 International Symposium on Asynchronous Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASYNC-2007 Paper

click to vote

ASYNC
2007
IEEE

161views Hardware» more ASYNC 2007»

Gate-level modelling and verification of asynchronous circuits using CSPM and FDR

14 years 6 months ago

Download conferences.computer.org

Mark B. Josephs

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	161	Gate-level modelling and verification of asynchronous circuits using CSPM and FDR	claim
2	154	Design of a High-Speed Asynchronous Turbo Decoder	claim
3	146	Notes On Pulse Signaling	claim
4	143	Demystifying Data-Driven and Pausible Clocking Schemes	claim
5	132	Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis	claim
6	131	High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link	claim
7	129	Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip	claim
8	111	A Configurable Asynchronous Pseudorandom Bit Sequence Generator	claim
9	107	The Design of a Genetic Muller C-Element	claim
10	107	On-chip samplers for test and debug of asynchronous circuits	claim
11	103	A Jitter Attenuating Timing Chain	claim
12	97	A High Resolution Flash Time-to-Digital Converter Taking Into Account Process Variability	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers