ISLPED 2004 - PDF Preprint Papers

ISLPED 2004 International Symposium on Low Power Electronics and Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISLPED-2004 Paper

click to vote

ISLPED
2004
ACM

169views Hardware» more ISLPED 2004»

Delay optimal low-power circuit clustering for FPGAs with dual supply voltages

14 years 6 months ago

Download cadlab.cs.ucla.edu

This paper presents a delay optimal FPGA clustering algorithm targeting low power. We assume that the configurable logic blocks of the FPGA can be programmed using either a high s...

Deming Chen, Jason Cong

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	Delay optimal low-power circuit clustering for FPGAs with dual supply voltages	claim
2	159	Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems	claim
3	157	4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors	claim
4	153	Any-time probabilistic switching model using bayesian networks	claim
5	151	Dynamic voltage and frequency scaling based on workload decomposition	claim
6	149	Creating a power-aware structured ASIC	claim
7	139	Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization	claim
8	137	Location cache: a low-power L2 cache system	claim
9	124	The design of a low power asynchronous multiplier	claim
10	124	Application adaptive energy efficient clustered architectures	claim
11	123	An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes	claim
12	123	Improved clock-gating through transparent pipelining	claim
13	122	Microarchitectural techniques for power gating of execution units	claim
14	119	Application-level prediction of battery dissipation	claim
15	118	On optimality of adiabatic switching in MOS energy-recovery circuit	claim
16	110	Reducing pipeline energy demands with local DVS and dynamic retiming	claim
17	108	SEPAS: a highly accurate energy-efficient branch predictor	claim
18	107	Characterizing and modeling minimum energy operation for subthreshold circuits	claim
19	102	Microarchitectural power modeling techniques for deep sub-micron microprocessors	claim
20	99	Dynamic power management for streaming data	claim
21	97	A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach	claim
22	90	Design and implementation of correlating caches	claim
23	88	Architecting voltage islands in core-based system-on-a-chip designs	claim
24	84	Evaluating and optimizing power consumption of anti-collision protocols for applications in RFID systems	claim
25	78	Power-optimal pipelining in deep submicron technology	claim
26	75	Preemption-aware dynamic voltage scaling in hard real-time systems	claim
27	71	Understanding the energy efficiency of simultaneous multithreading	claim
28	70	A way-halting cache for low-energy high-performance systems	claim
29	69	Reducing radio energy consumption of key management protocols for wireless sensor networks	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers