Sciweavers

163 search results - page 19 / 33
» Features of Future Network Processor Architectures
Sort
View
AAAI
1990
13 years 8 months ago
The Design of a Marker Passing Architecture for Knowledge Processing
Knowledge processing is very demanding on computer architectures. Knowledge processing generates subcomputation paths at an exponential rate. It is memory intensive and has high c...
Wing Lee, Dan I. Moldovan
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
14 years 2 months ago
Application-aware prioritization mechanisms for on-chip networks
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chi...
JSA
2008
94views more  JSA 2008»
13 years 7 months ago
Energy reduction through crosstalk avoidance coding in networks on chip
Commercial designs are currently integrating from 10 to 100 embedded processors in a single system on chip (SoC) and the number is likely to increase significantly in the near fut...
Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cri...
FMSD
2002
92views more  FMSD 2002»
13 years 7 months ago
A Simple, Object-Based View of Multiprogramming
Object-based sequential programming has had a major impact on software engineering. However, object-based concurrent programming remains elusive as an effective programming tool. T...
Jayadev Misra
FGCN
2008
IEEE
153views Communications» more  FGCN 2008»
14 years 2 months ago
Towards Automated Traffic System Using Vehicular Network with Directional Antenna
Vehicular network became one of the most active and emerging fields of research during last decade. Its use in diversified applications (for example safe driving, congestion avoid...
Chowdhury Sayeed Hyder, Anindya Iqbal, Une Thoing ...