Sciweavers

163 search results - page 24 / 33
» Features of Future Network Processor Architectures
Sort
View
CLUSTER
2006
IEEE
14 years 1 months ago
Open MPI: A High-Performance, Heterogeneous MPI
The growth in the number of generally available, distributed, heterogeneous computing systems places increasing importance on the development of user-friendly tools that enable ap...
Richard L. Graham, Galen M. Shipman, Brian Barrett...
SC
2000
ACM
13 years 12 months ago
Performance of Hybrid Message-Passing and Shared-Memory Parallelism for Discrete Element Modeling
The current trend in HPC hardware is towards clusters of shared-memory (SMP) compute nodes. For applications developers the major question is how best to program these SMP cluster...
D. S. Henty
MICRO
2010
IEEE
167views Hardware» more  MICRO 2010»
13 years 5 months ago
Erasing Core Boundaries for Robust and Configurable Performance
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address thes...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
HPCA
2000
IEEE
14 years 1 days ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
MOBIHOC
2004
ACM
14 years 7 months ago
Frequency rolling: a cooperative frequency hopping for mutually interfering wpans
A Wireless Personal Area Network (WPAN) provides wireless links among proximate devices, usually carried by an individual. As WPAN gains momentum in ubiquitous usage, the interfer...
Petar Popovski, Hiroyuki Yomo, Sebastien Aprili