Sciweavers

163 search results - page 6 / 33
» Features of Future Network Processor Architectures
Sort
View
EUROPAR
2009
Springer
14 years 2 months ago
PSINS: An Open Source Event Tracer and Execution Simulator for MPI Applications
The size of supercomputers in numbers of processors is growing exponentially. Today’s largest supercomputers have upwards of a hundred thousand processors and tomorrow’s may ha...
Mustafa M. Tikir, Michael Laurenzano, Laura Carrin...
ICT
2004
Springer
131views Communications» more  ICT 2004»
14 years 1 months ago
Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors
The Resilient Packet Ring IEEE 802.17 is an evolving standard for the construction of Local and Metropolitan Area Networks. The RPR protocol scales to the demands of future packet ...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...
DATE
2003
IEEE
123views Hardware» more  DATE 2003»
14 years 27 days ago
Parallel Processing Architectures for Reconfigurable Systems
Novel reconfigurable computing architectures exploit the inherent parallelism available in many signalprocessing problems. These architectures often consist of networks of compute...
Kees A. Vissers
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
14 years 1 months ago
An interprocedural code optimization technique for network processors using hardware multi-threading support
Sophisticated C compiler support for network processors (NPUs) is required to improve their usability and consequently, their acceptance in system design. Nonetheless, high-level ...
Hanno Scharwächter, Manuel Hohenauer, Rainer ...
ACC
2011
164views more  ACC 2011»
12 years 7 months ago
IMS and Presence Service Integration on Intelligent Transportation Systems for Future Services
Once some stable solutions appear to be found at physical and network layers for cooperative Intelligent Transportation Systems (ITS), deploying vehicular services and managing the...
Andrés Garcia, José Santa, Antonio M...