Sciweavers

163 search results - page 7 / 33
» Features of Future Network Processor Architectures
Sort
View
IPPS
2005
IEEE
14 years 1 months ago
Technology-based Architectural Analysis of Operand Bypass Networks for Efficient Operand Transport
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
Hongkyu Kim, D. Scott Wills, Linda M. Wills
ICCD
2002
IEEE
113views Hardware» more  ICCD 2002»
14 years 4 months ago
System-Architectures for Sensor Networks Issues, Alternatives, and Directions
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...
Jessica Feng, Farinaz Koushanfar, Miodrag Potkonja...
RSP
2007
IEEE
158views Control Systems» more  RSP 2007»
14 years 1 months ago
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems
A widely used approach to avoid network intrusion is SNORT, an open source Network Intrusion Detection System (NIDS). This work describes SPP-NIDS, a architecture for intrusion de...
Luis Carlos Caruso, Guilherme Guindani, Hugo Schmi...
FCCM
2004
IEEE
269views VLSI» more  FCCM 2004»
13 years 11 months ago
FPGA Based Network Intrusion Detection using Content Addressable Memories
In this paper, we introduce a novel architecture for a hardware based network intrusion detection system (NIDS). Current software-based NIDS are too compute intensive and can not ...
Long Bu, John A. Chandy
ARCS
2009
Springer
14 years 2 months ago
Empirical Performance Models for Java Workloads
Abstract. Java is widely deployed on a variety of processor architectures. Consequently, an understanding of microarchitecture level Java performance is critical to optimize curren...
Pradeep Rao, Kazuaki Murakami