575 search results - page 34 / 115 » Formal Coverification of Embedded Systems Using Model Checki... |
ISOLA
2010
Springer
13 years 5 months ago
2010
Springer
Abstract. The complexity of today's embedded systems and their development trajectories requires a systematic, model-driven design approach, supported by tooling wherever poss...
FMICS
2009
Springer
14 years 1 months ago
2009
Springer
Cell libraries often contain a simulation model in a system design language, such as Verilog. These languages usually involve nondeterminism, which in turn, poses a challenge to th...
ATVA
2007
Springer
13 years 11 months ago
2007
Springer
One of the prerequisites for information society is secure and reliable communication among computing systems. Accordingly, network security appliances become key components of inf...
CL
2008
Springer
13 years 7 months ago
2008
Springer
Currently available application frameworks that target the automatic design of real-time embedded software are poor in integrating functional and non-functional requirements for m...
DAC
1996
ACM
13 years 11 months ago
1996
ACM
We present a formal verification methodology that we have used on a computer system design project. The methodology integrates a temporal logic model checker with a conventional pr...