Sciweavers

1784 search results - page 4 / 357
» Formal Models for Embedded System Design
Sort
View
VLSID
2003
IEEE
180views VLSI» more  VLSID 2003»
14 years 8 months ago
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
Pao-Ann Hsiung, Shu-Yu Cheng
IFM
2010
Springer
204views Formal Methods» more  IFM 2010»
13 years 6 months ago
Collaborative Modelling and Co-simulation in the Development of Dependable Embedded Systems
This paper presents initial results of research aimed at developing methods and tools for multidisciplinary collaborative development of dependable embedded systems. We focus on th...
John S. Fitzgerald, Peter Gorm Larsen, Ken Pierce,...
CODES
2001
IEEE
13 years 11 months ago
System canvas: a new design environment for embedded DSP and telecommunication systems
We present a new design environment, called System Canvas, targeted at DSP and telecommunication system designs. Our environment uses an easy-to-use block-diagram syntax to specif...
Praveen K. Murthy, Etan G. Cohen, Steve Rowland
COMPSAC
2008
IEEE
14 years 2 months ago
Embedded Systems Resources: Views on Modeling and Analysis
The conflicting requirements of real-time embedded systems, e.g. minimizing memory usage while still ensuring that all deadlines are met at run-time, require rigorous analysis of...
Aneta Vulgarakis, Cristina Cerschi Seceleanu
EMSOFT
2006
Springer
13 years 9 months ago
Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems
Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools ...
Venkita Subramonian, Christopher D. Gill, Cé...