Sciweavers

219 search results - page 5 / 44
» Formal Verification of the Ricart-Agrawala Algorithm
Sort
View
ICCAD
1994
IEEE
70views Hardware» more  ICCAD 1994»
13 years 11 months ago
Iterative algorithms for formal verification of embedded real-time systems
Felice Balarin, Alberto L. Sangiovanni-Vincentelli
ASIAN
1999
Springer
89views Algorithms» more  ASIAN 1999»
13 years 11 months ago
Formal Verification of the MCS List-Based Queuing Lock
Kazuhiro Ogata, Kokichi Futatsugi
FMCAD
2007
Springer
14 years 1 months ago
Formal Verification of Partial Good Self-Test Fencing Structures
— The concept of applying partial fencing to logic built-in self test (LBIST) hardware structures for the purpose of using partially good chips is well known in the chip design i...
Adrian E. Seigler, Gary A. Van Huben, Hari Mony
VLSID
2003
IEEE
180views VLSI» more  VLSID 2003»
14 years 7 months ago
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
Pao-Ann Hsiung, Shu-Yu Cheng
CAV
1994
Springer
111views Hardware» more  CAV 1994»
13 years 11 months ago
Automatic Verification of Timed Circuits
This paper presents a new formalism and a new algorithm for verifying timed circuits. The formalism, called orbital nets, allows hierarchical verification based on abehavioralseman...
Tomas Rokicki, Chris J. Myers