Sciweavers

165 search results - page 4 / 33
» From the bitstream to the netlist
Sort
View
EAAI
2006
189views more  EAAI 2006»
13 years 7 months ago
Evolutionary algorithms for VLSI multi-objective netlist partitioning
The problem of partitioning appears in several areas ranging from VLSI, parallel programming, to molecular biology. The interest in finding an optimal partition especially in VLSI ...
Sadiq M. Sait, Aiman H. El-Maleh, Raslan H. Al-Aba...
ARITH
2009
IEEE
14 years 2 months ago
Datapath Synthesis for Standard-Cell Design
Datapath synthesis for standard-cell design goes through extraction of arithmetic operations from RTL code, high-level arithmetic optimizations and netlist generation. Numerous ar...
Reto Zimmermann
CODES
2006
IEEE
14 years 1 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
FPL
2008
Springer
112views Hardware» more  FPL 2008»
13 years 9 months ago
Secure FPGA configuration architecture preventing system downgrade
In the context of FPGAs, system downgrade consists in preventing the update of the hardware configuration or in replaying an old bitstream. The objective can be to preclude a syst...
Benoît Badrignans, Reouven Elbaz, Lionel Tor...
ICIP
2007
IEEE
14 years 1 months ago
A Simplified Dual-Bitstream MPEG Video Streaming System with VCR Functionalities
Nowadays, video playback devices have only limited fastforward/backward playback and even they cannot provide backward playback. The limitation is due to the motion compensated pr...
Tak-Piu Ip, Yui-Lam Chan, Chang-Hong Fu, Wan-Chi S...