Sciweavers

2291 search results - page 436 / 459
» Future Graphics Architectures
Sort
View
LCTRTS
2001
Springer
13 years 12 months ago
A Dynamic Programming Approach to Optimal Integrated Code Generation
Phase-decoupled methods for code generation are the state of the art in compilers for standard processors but generally produce code of poor quality for irregular target architect...
Christoph W. Keßler, Andrzej Bednarski
HPCA
2000
IEEE
13 years 11 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
ICDCSW
2000
IEEE
13 years 11 months ago
Enabling Flexible QoS Support in the Object Request Broker COOL
Support of end-to-end Quality-of-Service (QoS) and ate high-level programming abstractions are two crucial factors for the development of future telecommunication services and dis...
Tom Kristensen, Thomas Plagemann
INFOCOM
2000
IEEE
13 years 11 months ago
Egress Admission Control
—Allocating resources for multimedia traffic flows with real-time performance requirements is an important challenge for future packet networks. However, in large-scale networks,...
Coskun Cetinkaya, Edward W. Knightly
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
13 years 11 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli