Sciweavers

950 search results - page 187 / 190
» Fuzzy logic in architectural design
Sort
View
HPCA
2008
IEEE
14 years 10 months ago
Regional congestion awareness for load balance in networks-on-chip
Interconnection networks-on-chip (NOCs) are rapidly replacing other forms of interconnect in chip multiprocessors and system-on-chip designs. Existing interconnection networks use...
Paul Gratz, Boris Grot, Stephen W. Keckler
OOPSLA
2009
Springer
14 years 4 months ago
Enhancing source-level programming tools with an awareness of transparent program transformations
Programs written in managed languages are compiled to a platform-independent intermediate representation, such as Java bytecode. The relative high level of Java bytecode has engen...
Myoungkyu Song, Eli Tilevich
SACMAT
2009
ACM
14 years 4 months ago
A decision support system for secure information sharing
In both the commercial and defense sectors a compelling need is emerging for highly dynamic, yet risk optimized, sharing of information across traditional organizational boundarie...
Achille Fokoue, Mudhakar Srivatsa, Pankaj Rohatgi,...
ICSOC
2007
Springer
14 years 4 months ago
Pattern Based SOA Deployment
Abstract. A key function of a Service Oriented Architecture is the separation between business logic and the platform of its implementation and deployment. Much of the focus in SOA...
William Arnold, Tamar Eilam, Michael H. Kalantar, ...
MICRO
2006
IEEE
84views Hardware» more  MICRO 2006»
14 years 3 months ago
Reunion: Complexity-Effective Multicore Redundancy
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
Jared C. Smolens, Brian T. Gold, Babak Falsafi, Ja...