Sciweavers

694 search results - page 58 / 139
» Gate Sizing Using a Statistical Delay Model
Sort
View
ALMOB
2006
80views more  ALMOB 2006»
13 years 9 months ago
Pattern statistics on Markov chains and sensitivity to parameter estimation
Background: In order to compute pattern statistics in computational biology a Markov model is commonly used to take into account the sequence composition. Usually its parameter mu...
Grégory Nuel
INFOCOM
1996
IEEE
14 years 1 months ago
Group Priority Scheduling
We present an end-to-end delay guarantee theorem for a class of guaranteed-deadline (GD) servers. The theorem can be instantiated to obtain end-to-end delay bounds for a variety of...
Simon S. Lam, Geoffrey G. Xie
DAC
1997
ACM
14 years 1 months ago
Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT
We describe an architectural design space exploration methodology that minimizes the energy dissipation of digital circuits. The centerpiece of our methodology is a Verilog-based ...
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha C...
ICES
2007
Springer
70views Hardware» more  ICES 2007»
13 years 10 months ago
Evolutionary Design of Generic Combinational Multipliers Using Development
Combinational multipliers represent a class of circuits that is usually considered to be hard to design by means of the evolutionary techniques. However, experiments conducted unde...
Michal Bidlo
ITC
2000
IEEE
88views Hardware» more  ITC 2000»
14 years 1 months ago
Predicting device performance from pass/fail transient signal analysis data
Transient Signal Analysis (TSA) is a Go/No-Go device testing method that is based on the analysis of voltage transients at multiple test points. In this paper, a technique based o...
James F. Plusquellic, Amy Germida, Jonathan Hudson...