Sciweavers

1262 search results - page 64 / 253
» Generating instruction sets and microarchitectures from appl...
Sort
View
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
14 years 1 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for applicationāˆ’specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
CGO
2007
IEEE
14 years 1 months ago
Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors
Dynamic predication has been proposed to reduce the branch misprediction penalty due to hard-to-predict branch instructions. A recently proposed dynamic predication architecture, ...
Hyesoon Kim, José A. Joao, Onur Mutlu, Yale...
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
14 years 3 months ago
Constructing portable compiled instruction-set simulators: an ADL-driven approach
Instruction set simulators are common tools used for the development of new architectures and embedded software among countless other functions. This paper presents a framework th...
Joseph D'Errico, Wei Qin
RTS
2002
106views more  RTS 2002»
13 years 8 months ago
Cello: A Disk Scheduling Framework for Next Generation Operating Systems
In this paper, we present the Cello disk scheduling framework for meeting the diverse service requirements of applications. Cello employs a two-level disk scheduling architecture,...
Prashant J. Shenoy, Harrick M. Vin
CAISE
2007
Springer
14 years 3 months ago
Modeling Ubiquitous Business Process Driven Applications
This paper presents a model driven approach for the generation of business process driven web applications within the context of ubiquitous environments. For this reason, we have t...
Victoria Torres, Pau Giner, Vicente Pelechano