Sciweavers

494 search results - page 63 / 99
» Generic Design Space Exploration for Reconfigurable Architec...
Sort
View
MASCOTS
2007
13 years 10 months ago
Adaptive Sampling for Efficient MPSoC Architecture Simulation
—Modern micro-architecture simulators are many orders of magnitude slower than the hardware they simulate. The use of multiprocessor architectures for supporting future mobile an...
Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar
DAC
2003
ACM
14 years 9 months ago
Microarchitecture evaluation with physical planning
Conventionally, microarchitecture designs are mainly guided by the maximum throughput (measured as IPC) and fail to evaluate the impact of architectural decisions on the physical ...
Jason Cong, Ashok Jagannathan, Glenn Reinman, Mich...
ICSE
2003
IEEE-ACM
14 years 9 months ago
Embedded Architect: A Tool for Early Performance Evaluation of Embedded Software
Embedded Architect is a design automation tool that embodies a static performance evaluation technique to support early, architecture-level design space exploration for component-...
Jeffry T. Russell, Margarida F. Jacome
HPCA
1997
IEEE
14 years 1 months ago
Datapath Design for a VLIW Video Signal Processor
This paper represents a design study of the datapath for a very long instruction word (VLIW) video signal processor (VSP). VLIW architectures provide high parallelism and excellen...
Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S....
FPGA
2005
ACM
156views FPGA» more  FPGA 2005»
14 years 2 months ago
Design of programmable interconnect for sublithographic programmable logic arrays
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...
André DeHon