Sciweavers

545 search results - page 5 / 109
» Global Register Partitioning
Sort
View
CC
2002
Springer
131views System Software» more  CC 2002»
13 years 8 months ago
Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation
Global variable promotion, i.e. allocating unaliased globals to registers, can significantly reduce the number of memory operations. This results in reduced cache activity and less...
Andrea G. M. Cilio, Henk Corporaal
ACMICEC
2008
ACM
220views ECommerce» more  ACMICEC 2008»
13 years 10 months ago
Registering UML models for global and local choreographies
A local choreography describes how a business partner - from his perspective - interacts with other business partners. If local choreographies are developed in isolation, the loca...
Birgit Hofreiter
ICS
1999
Tsinghua U.
14 years 26 days ago
Reorganizing global schedules for register allocation
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
Gang Chen, Michael D. Smith
CC
2007
Springer
129views System Software» more  CC 2007»
14 years 2 months ago
Extended Linear Scan: An Alternate Foundation for Global Register Allocation
In this paper, we extend past work on Linear Scan register allocation, and propose two Extended Linear Scan (ELS) algorithms that retain the compiletime efficiency of past Linear ...
Vivek Sarkar, Rajkishore Barik
ISLPED
1999
ACM
70views Hardware» more  ISLPED 1999»
14 years 27 days ago
Global register allocation for minimizing energy consumption
Yumin Zhang, Xiaobo Hu, Danny Z. Chen