Sciweavers

352 search results - page 37 / 71
» Good Programming in Transactional Memory
Sort
View
DATE
2000
IEEE
94views Hardware» more  DATE 2000»
15 years 6 months ago
Shared Memory Implementations of Synchronous Dataflow Specifications
There has been a proliferation of block-diagram environments for specifying and prototyping DSP systems. These include tools from academia like Ptolemy [3], and GRAPE [7], and com...
Praveen K. Murthy, Shuvra S. Bhattacharyya
146
Voted
IPPS
1998
IEEE
15 years 6 months ago
Low Memory Cost Dynamic Scheduling of Large Coarse Grain Task Graphs
Schedulinglarge task graphsis an importantissue in parallel computingsince it allowsthe treatment of big size problems. In this paper we tackle the following problem: how to sched...
Michel Cosnard, Emmanuel Jeannot, Laurence Rougeot
ASPLOS
2000
ACM
15 years 6 months ago
Architecture and design of AlphaServer GS320
This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer G...
Kourosh Gharachorloo, Madhu Sharma, Simon Steely, ...
HPCA
2007
IEEE
16 years 2 months ago
Colorama: Architectural Support for Data-Centric Synchronization
With the advent of ubiquitous multi-core architectures, a major challenge is to simplify parallel programming. One way to tame one of the main sources of programming complexity, n...
Luis Ceze, Pablo Montesinos, Christoph von Praun, ...
DEXAW
2002
IEEE
133views Database» more  DEXAW 2002»
15 years 7 months ago
ESOW: Parallel/Distributed Programming on the Web
This paper presents an environment for supporting parallel/distributed programming using Java with RMI and RMI-IIOP (CORBA). The environment implements the notion of Shared Object...
Denivaldo Lopes, Slimane Hammoudi, Zair Abdelouaha...