Sciweavers

118 search results - page 14 / 24
» Graph based communication analysis for hardware software cod...
Sort
View
ICC
2007
IEEE
113views Communications» more  ICC 2007»
14 years 1 months ago
Analysis of Absorbing Sets for Array-Based LDPC Codes
— Low density parity check codes (LDPC) are known to perform very well under iterative decoding. However, these codes also exhibit a change in the slope of the bit error rate (BE...
Lara Dolecek, Zhengya Zhang, Venkat Anantharam, Ma...
ICSE
1999
IEEE-ACM
13 years 11 months ago
Data Flow Analysis for Checking Properties of Concurrent Java Programs
In this paper we show how the FLAVERS data flow analysis technique, originally formulated for programs with the rendezvous model of concurrency, can be applied to concurrent Java...
Gleb Naumovich, George S. Avrunin, Lori A. Clarke
CCECE
2006
IEEE
14 years 1 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
FPL
2010
Springer
108views Hardware» more  FPL 2010»
13 years 5 months ago
FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns
The problem of Network Traffic Classification (NTC) has attracted significant amount of interest in the research community, offering a wide range of solutions at various levels. Th...
Faisal Khan, Maya Gokhale, Chen-Nee Chuah
CODES
2007
IEEE
14 years 1 months ago
Reliable multiprocessor system-on-chip synthesis
This article presents a multiprocessor system-on-chip synthesis (MPSoC) algorithm that optimizes system mean time to failure. Given a set of directed acyclic periodic graphs of co...
Changyun Zhu, Zhenyu (Peter) Gu, Robert P. Dick, L...