Sciweavers

1066 search results - page 144 / 214
» HP Scalable Computing Architecture
Sort
View
VLSID
2003
IEEE
148views VLSI» more  VLSID 2003»
14 years 10 months ago
Extending Platform-Based Design to Network on Chip Systems
Exploitation of silicon capacity will require improvements in design productivity and more scalable system paradigms. Asynchronous message passing networks on chip (NOC) have been...
Juha-Pekka Soininen, Axel Jantsch, Martti Forsell,...
VLSID
2003
IEEE
108views VLSI» more  VLSID 2003»
14 years 10 months ago
A Low Power-Delay Product Page-Based Address Bus Coding Method
The working-zone encoding (WZE) method employing locality of memory reference was previously proposed to reduce address bus switching activity. This paper presents an encoding met...
Chi-Ming Tsai, Guang-Wan Liao, Rung-Bin Lin
ARC
2009
Springer
175views Hardware» more  ARC 2009»
14 years 4 months ago
A Hardware Accelerated Simulation Environment for Spiking Neural Networks
Spiking Neural Networks (SNNs) model the biological functions of the human brain enabling neuro/computer scientists to investigate how arrays of neurons can be used to solve comput...
Brendan P. Glackin, Jim Harkin, T. Martin McGinnit...
DATE
2008
IEEE
102views Hardware» more  DATE 2008»
14 years 4 months ago
Vectorization of Reed Solomon Decoding and Mapping on the EVP
Reed Solomon (RS) codes are used in a variety of (wireless) communication systems. Although commonly implemented in dedicated hardware, this paper explores the mapping of high-thr...
Akash Kumar, Kees van Berkel
WCNC
2008
IEEE
14 years 4 months ago
Combining Cricket System and Inertial Navigation for Indoor Human Tracking
—We present a system-level approach to localizing and tracking users on a basis of different sources of location information. We have applied a combination of the Cricket system ...
Michael Popa, Junaid Ansari, Janne Riihijärvi...