Sciweavers

1066 search results - page 192 / 214
» HP Scalable Computing Architecture
Sort
View
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
14 years 3 months ago
WaveScalar
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, how...
Steven Swanson, Ken Michelson, Andrew Schwerin, Ma...
ISCA
2010
IEEE
210views Hardware» more  ISCA 2010»
14 years 2 months ago
An intra-chip free-space optical interconnect
Continued device scaling enables microprocessors and other systems-on-chip (SoCs) to increase their performance, functionality, and hence, complexity. Simultaneously, relentless s...
Jing Xue, Alok Garg, Berkehan Ciftcioglu, Jianyun ...
BSDCON
2003
13 years 11 months ago
ULE: A Modern Scheduler for FreeBSD
The existing thread scheduler in FreeBSD was well suited towards the computing environment that it was developed in. As the priorities and hardware targets of the project have cha...
Jeff Roberson
CONCURRENCY
2008
119views more  CONCURRENCY 2008»
13 years 10 months ago
InterGrid: a case for internetworking islands of Grids
: Over the last few years, several nations around the world have set up Grids to share resources such as computers, data, and instruments to enable collaborative science, engineeri...
Marcos Dias de Assunção, Rajkumar Bu...
ICES
2010
Springer
277views Hardware» more  ICES 2010»
13 years 7 months ago
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep...