Sciweavers

398 search results - page 14 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
JBI
2011
249views Bioinformatics» more  JBI 2011»
13 years 3 months ago
A reusable framework for health counseling dialogue systems based on a behavioral medicine ontology
Automated approaches to promoting health behavior change, such as exercise, diet, and medication adherence promotion, have the potential for significant positive impact on society...
Timothy W. Bickmore, Daniel Schulman, Candace L. S...
ITC
2003
IEEE
176views Hardware» more  ITC 2003»
14 years 1 months ago
Instruction Based BIST for Board/System Level Test of External Memories and Internconnects
ct This paper describes a general technique to test external memory/caches and memory interconnects using on-chip logic. Such a test methodology is expected to significantly reduc...
Olivier Caty, Ismet Bayraktaroglu, Amitava Majumda...
RTSS
2008
IEEE
14 years 2 months ago
Hardware Runtime Monitoring for Dependable COTS-Based Real-Time Embedded Systems
COTS peripherals are heavily used in the embedded market, but their unpredictability is a threat for high-criticality real-time systems: it is hard or impossible to formally verif...
Rodolfo Pellizzoni, Patrick O'Neil Meredith, Marco...
ISQED
2006
IEEE
118views Hardware» more  ISQED 2006»
14 years 2 months ago
Language-Based High Level Transaction Extraction on On-chip Buses
Abstract— With the increasing in silicon densities, SoC designs are the stream in modern electronics systems. Accordingly, the verification for SoC designs is crucial. One of th...
Yi-Le Huang, Chun-Yao Wang, Richard Yeh, Shih-Chie...
ERSA
2007
174views Hardware» more  ERSA 2007»
13 years 10 months ago
High-Level Specification of Runtime Reconfigurable Designs
”C to Gates” compilers for FPGAs have been a topic of investigation for nearly two decades. Some of these endeavors have reached a point of viability. Impulse C, for example, ...
Stephen D. Craven, Peter M. Athanas