Sciweavers

398 search results - page 34 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
JSW
2008
105views more  JSW 2008»
13 years 8 months ago
Formal Models for Architecture Aspects and Their Weaving
Aspect-oriented concepts are currently introduced in early stages of software development to achieve better separation of concerns. However, at the architecture level, there exists...
Chunhua Yang, Haiyang Wang
VTS
2002
IEEE
113views Hardware» more  VTS 2002»
14 years 1 months ago
Testing Static and Dynamic Faults in Random Access Memories
The ever increasing trend to reduce DPM levels of memories requires tests with very high fault coverages. The very important class of dynamic fault, therefore cannot be ignored an...
Said Hamdioui, Zaid Al-Ars, A. J. van de Goor
ICECCS
2005
IEEE
125views Hardware» more  ICECCS 2005»
14 years 2 months ago
Model Checking Live Sequence Charts
Live Sequence Charts (LSCs) are a broad extension to Message Sequence Charts (MSCs) to capture complex interobject communication rigorously. A tool support for LSCs, named PlayEng...
Jun Sun 0001, Jin Song Dong
VLSID
2004
IEEE
138views VLSI» more  VLSID 2004»
14 years 8 months ago
Synthesis-driven Exploration of Pipelined Embedded Processors
Recent advances on language based software toolkit generation enables performance driven exploration of embedded systems by exploiting the application behavior. There is a need fo...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
TACS
2001
Springer
14 years 27 days ago
Lightweight Analysis of Object Interactions
The state of the practice in object-oriented software development has moved beyond reuse of code to reuse of conceptual structures such as design patterns. This paper draws attenti...
Daniel Jackson, Alan Fekete