Sciweavers

230 search results - page 38 / 46
» Hardware Support for Control Transfers in Code Caches
Sort
View
IFIP
1994
Springer
14 years 26 days ago
E-mail as an Enabling Technology in Brazil: The CNPq/ProTeM-CC Experience
Development of a research project in Computer Science, integrating a considerable number of research institutions and about 1200 individual researchers all over a country with big...
José Palazzo M. de Oliveira, Norberto Hoppe...
ISCA
2002
IEEE
104views Hardware» more  ISCA 2002»
13 years 8 months ago
Speculative Dynamic Vectorization
Traditional vector architectures have shown to be very effective for regular codes where the compiler can detect data-level parallelism. However, this SIMD parallelism is also pre...
Alex Pajuelo, Antonio González, Mateo Valer...
HPCA
1998
IEEE
14 years 1 months ago
Performance Study of a Concurrent Multithreaded Processor
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
Jenn-Yuan Tsai, Zhenzhen Jiang, Eric Ness, Pen-Chu...
CODES
2005
IEEE
14 years 2 months ago
Power-smart system-on-chip architecture for embedded cryptosystems
In embedded cryptosystems, sensitive information can leak via timing, power, and electromagnetic channels. We introduce a novel power-smart system-on-chip architecture that provid...
Radu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano G...
UIST
2010
ACM
13 years 6 months ago
Madgets: actuating widgets on interactive tabletops
We present a system for the actuation of tangible magnetic widgets (Madgets) on interactive tabletops. Our system combines electromagnetic actuation with fiber optic tracking to m...
Malte Weiss, Florian Schwarz, Simon Jakubowski, Ja...