Sciweavers

3902 search results - page 143 / 781
» Hardware Synthesis from C C Models
Sort
View
154
Voted
CODES
2007
IEEE
15 years 10 months ago
Event-based re-training of statistical contention models for heterogeneous multiprocessors
Embedded single-chip heterogeneous multiprocessor (SCHM) systems experience frequent system events such as task preemption, power-saving voltage/frequency scaling, or arrival of n...
Alex Bobrek, JoAnn M. Paul, Donald E. Thomas
143
Voted
BMCBI
2005
143views more  BMCBI 2005»
15 years 3 months ago
Gene capture prediction and overlap estimation in EST sequencing from one or multiple libraries
Background: In expressed sequence tag (EST) sequencing, we are often interested in how many genes we can capture in an EST sample of a targeted size. This information provides ins...
Ji-Ping Z. Wang, Bruce G. Lindsay 0002, Liying Cui...
105
Voted
DATE
2003
IEEE
94views Hardware» more  DATE 2003»
15 years 9 months ago
SystemC-AMS Requirements, Design Objectives and Rationale
SystemC is emerging as a de-facto standard for system design but it still lacks support for continuous-time models of computation and multi-domain systems. This becomes an issue a...
Alain Vachoux, Christoph Grimm, Karsten Einwich
130
Voted
ISMVL
2005
IEEE
107views Hardware» more  ISMVL 2005»
15 years 9 months ago
Multiple-Valued Caches for Power-Efficient Embedded Systems
In this paper, we propose three novel cache models using Multiple-Valued Logic (MVL) paradigm to reduce the cache data storage area and cache energy consumption for embedded syste...
Emre Özer, Resit Sendag, David Gregg
137
Voted
FCCM
2009
IEEE
192views VLSI» more  FCCM 2009»
15 years 10 months ago
FPGA Floating Point Datapath Compiler
This paper will describe the architecture of a compiler which will convert an untimed C description of a set of floating point expressions into a synthesizable datapath optimized ...
Martin Langhammer, Tom VanCourt