3902 search results - page 180 / 781 » Hardware Synthesis from C C Models |
111
click to vote
DATE
2010
IEEE
15 years 9 months ago
2010
IEEE
With aggressive gate oxide scaling, latent defects in the gate oxide manifest as traps that, in time, lead to gate oxide breakdown. Progressive gate oxide breakdown, also referred...
112
Voted
DATE
2000
IEEE
15 years 8 months ago
2000
IEEE
This paper is about gate sizing under a statistical delay model. It shows we can solve the gate sizing problem exactly for a given statistical delay model. The formulation used al...
131
click to vote
IPPS
2003
IEEE
15 years 9 months ago
2003
IEEE
Tiled architectures can provide a model for early estimation of global interconnect costs. A design exploration tool for reconfigurable architectures is currently under developmen...
113
click to vote
ECBS
2007
IEEE
15 years 10 months ago
2007
IEEE
This paper provides three contributions to the study of functional integration of distributed enterprise systems. First, we describe the challenges associated with functionally in...
136
click to vote
ISLPED
2010
ACM
15 years 4 months ago
2010
ACM
Accurately modeling server power consumption is critical in designing data center power provisioning infrastructure. However, to date, most research proposals have used average CP...