Sciweavers

3902 search results - page 215 / 781
» Hardware Synthesis from C C Models
Sort
View
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
15 years 9 months ago
Parallel FFT computation with a CDMA-based network-on-chip
— Fast Fourier transform (FFT) algorithms are used in a wide variety of digital signal processing applications and many of these require high-performance parallel implementations...
Daewook Kim, Manho Kim, Gerald E. Sobelman
ISCAS
2003
IEEE
108views Hardware» more  ISCAS 2003»
15 years 9 months ago
View-dependent transmission of 3-D normal meshes
—A unified approach to rate-distortion (R-D) optimized compression and view-dependent transmission of three-dimensional (3-D) normal meshes is investigated in this work. A norma...
Jae-Young Sim, Chang-Su Kim, C. C. Jay Kuo, Sang U...
DAC
2010
ACM
15 years 4 months ago
Virtual channels vs. multiple physical networks: a comparative analysis
Packet-switched networks-on-chip (NoC) have been proposed as an efficient communication infrastructure for multi-core architectures. Adding virtual channels to a NoC helps to avoi...
Young-Jin Yoon, Nicola Concer, Michele Petracca, L...
EMSOFT
2005
Springer
15 years 9 months ago
SHIM: a deterministic model for heterogeneous embedded systems
— Typical embedded hardware/software systems are implemented using a combination of C and an HDL such as Verilog. While each is well-behaved in isolation, combining the two gives...
Stephen A. Edwards, Olivier Tardieu
WCET
2008
15 years 5 months ago
Traces as a Solution to Pessimism and Modeling Costs in WCET Analysis
WCET analysis models for superscalar out-of-order CPUs generally need to be pessimistic in order to account for a wide range of possible dynamic behavior. CPU hardware modificatio...
Jack Whitham, Neil C. Audsley