Sciweavers

3902 search results - page 35 / 781
» Hardware Synthesis from C C Models
Sort
View
DATE
2008
IEEE
158views Hardware» more  DATE 2008»
14 years 3 months ago
Performance Analysis of SoC Architectures Based on Latency-Rate Servers
This paper presents a method for static performance analysis of SoC architectures. The method is based on a network calculus theory known as LR servers. This network calculus is e...
Jelte Peter Vink, Kees van Berkel, Pieter van der ...
SBACPAD
2003
IEEE
137views Hardware» more  SBACPAD 2003»
14 years 2 months ago
Exploring Memory Hierarchy with ArchC
This paper presents the cache configuration exploration of a programmable system, in order to find the best matching between the architecture and a given application. Here, prog...
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze...
HICSS
2008
IEEE
308views Biometrics» more  HICSS 2008»
14 years 3 months ago
The 8C Framework as a Reference Model for Collaborative Value Webs in the Context of Web 2.0
After a decade of innovations and advancement in Internet technologies (roughly from early 1990s to early 2000s), the first generation of Web-based
T. Andrew Yang, Dan J. Kim, Vishal Dhalwani, Tri K...
DATE
2008
IEEE
155views Hardware» more  DATE 2008»
14 years 3 months ago
Comparison of memory write policies for NoC based Multicore Cache Coherent Systems
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
Pierre Guironnet de Massas, Frédéric...
IEEEHPCS
2010
13 years 3 months ago
XPSoC: A reconfigurable solution for multimedia contents protection
Network Multimedia data also need to be encrypted to protect private content and access control. Considering performance constraints and embedded system issues, many hardware solu...
Linfeng Ye, Jean-Philippe Diguet, Guy Gogniat