Sciweavers

3902 search results - page 591 / 781
» Hardware Synthesis from C C Models
Sort
View
IPSN
2009
Springer
15 years 11 months ago
Monitoring heritage buildings with wireless sensor networks: The Torre Aquila deployment
Wireless sensor networks are untethered infrastructures that are easy to deploy and have limited visual impact—a key asset in monitoring heritage buildings of artistic interest....
Matteo Ceriotti, Luca Mottola, Gian Pietro Picco, ...
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
15 years 11 months ago
Disaggregated memory for expansion and sharing in blade servers
Analysis of technology and application trends reveals a growing imbalance in the peak compute-to-memory-capacity ratio for future servers. At the same time, the fraction contribut...
Kevin T. Lim, Jichuan Chang, Trevor N. Mudge, Part...
127
Voted
MICRO
2009
IEEE
120views Hardware» more  MICRO 2009»
15 years 11 months ago
Tribeca: design for PVT variations with local recovery and fine-grained adaptation
With continued advances in CMOS technology, parameter variations are emerging as a major design challenge. Irregularities during the fabrication of a microprocessor and variations...
Meeta Sharma Gupta, Jude A. Rivers, Pradip Bose, G...
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
15 years 11 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
PODC
2004
ACM
15 years 10 months ago
Gradient clock synchronization
We introduce the distributed gradient clock synchronization problem. As in traditional distributed clock synchronization, we consider a network of nodes equipped with hardware clo...
Rui Fan, Nancy A. Lynch