Sciweavers

974 search results - page 124 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
HOTOS
2009
IEEE
14 years 28 days ago
Augmented Smartphone Applications Through Clone Cloud Execution
Smartphones enable a new, rich user experience in pervasive computing, but their hardware is still very limited in terms of computation, memory, and energy reserves, thus limiting...
Byung-Gon Chun, Petros Maniatis
ASPDAC
1998
ACM
74views Hardware» more  ASPDAC 1998»
14 years 1 months ago
Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines
— Simple yet useful analytical formulas for delay, slope and crosstalk noise amplitude for capacitively coupled two-, three- and infinite-line systems are derived assuming bus li...
Hiroshi Kawaguchi, Takayasu Sakurai
AICCSA
2001
IEEE
131views Hardware» more  AICCSA 2001»
14 years 22 days ago
Modeling Resources in a UML-Based Simulative Environment
The importance of early performance assessment grows as software systems increase in terms of size, logical distribution and interaction complexity. Lack of time from the side of ...
Hany H. Ammar, Vittorio Cortellessa, Alaa Ibrahim
ECBS
2000
IEEE
99views Hardware» more  ECBS 2000»
14 years 1 months ago
Enhancing Architectural Mismatch Detection with Assumptions
Detecting software architecture inconsistencies is a critical issue in software design. Software systems are described in terms of components, component behavior and interaction a...
Sebastián Uchitel, Daniel Yankelevich
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
14 years 1 months ago
Latency-Guided On-Chip Bus Network Design
Abstract— Deep submicron technology scaling has two major ramifications on the design process. First, reduced feature size significantly increases wire delay, thus resulting in...
Milenko Drinic, Darko Kirovski, Seapahn Meguerdich...