Sciweavers

974 search results - page 67 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
ICSE
2009
IEEE-ACM
14 years 9 months ago
Analyzing critical process models through behavior model synthesis
Process models capture tasks performed by agents together with their control flow. Building and analyzing such models is important but difficult in certain areas such as safety-cr...
Christophe Damas, Bernard Lambeau, Francois Roucou...
ISCA
2010
IEEE
219views Hardware» more  ISCA 2010»
14 years 2 months ago
Using hardware vulnerability factors to enhance AVF analysis
Fault tolerance is now a primary design constraint for all major microprocessors. One step in determining a processor’s compliance to its failure rate target is measuring the Ar...
Vilas Sridharan, David R. Kaeli
ICPR
2008
IEEE
14 years 10 months ago
Synthesis of large realistic iris databases using patch-based sampling
This paper presents a framework to synthesize large realistic iris databases, providing an alternative to iris database collection. Firstly, iris patch is used as a basic element ...
Tieniu Tan, Zhenan Sun, Zhuoshi Wei
EURODAC
1995
IEEE
202views VHDL» more  EURODAC 1995»
14 years 14 days ago
Hardware-software co-synthesis of fault-tolerant real-time distributed embedded systems
Distributed systems are becoming a popular way of implementing many embedded computing applications, automotive control being a common and important example. Such embedded systems...
Santhanam Srinivasan, Niraj K. Jha
DSD
2010
IEEE
221views Hardware» more  DSD 2010»
13 years 7 months ago
Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jea...