Sciweavers

951 search results - page 151 / 191
» Hardware design experiences in ZebraNet
Sort
View
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
14 years 2 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...
CHI
2006
ACM
14 years 10 months ago
Broken expectations in the digital home
As part of an ongoing effort to understand ease of use of digital home technologies, we undertook an exploratory study of people who use their home networks for more than just bro...
Sara A. Bly, Bill N. Schilit, David W. McDonald, B...
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
14 years 4 months ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son
AP2PC
2004
Springer
14 years 3 months ago
An Agent Module for a System on Mobile Devices
A Middleware is the software that assists an application to interact or communicate with other applications, networks, hardware, and/or operating systems. We have earlier proposed ...
Praveen Madiraju, Sushil K. Prasad, Rajshekhar Sun...
TEI
2009
ACM
176views Hardware» more  TEI 2009»
14 years 2 months ago
mixiTUI: a tangible sequencer for electronic live performances
Tangible user interfaces for manipulating audio and music focus mostly on generating music on the spot, but rarely on how electronic musicians balance preparation and improvisatio...
Esben Warming Pedersen, Kasper Hornbæk