Sciweavers

951 search results - page 65 / 191
» Hardware design experiences in ZebraNet
Sort
View
DATE
2005
IEEE
114views Hardware» more  DATE 2005»
14 years 1 months ago
A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling
In this paper, we present a two-level modeling approach to performance macromodeling based on radial basis function Support Vector Machine (SVM). The two-level model consists of a...
Mengmeng Ding, Ranga Vemuri
DAC
2004
ACM
14 years 8 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
WISES
2004
13 years 9 months ago
Towards a Rapid Prototyping Framework for Architecture Exploration in Embedded Systems
-- In this paper a Rapid Prototyping Framework and next steps towards the support for interactive Architecture Exploration based on the SPEAR processor core (Scalable Processor for...
Martin Jankela, Wolfgang Puffitsch, Wolfgang Huber
ROBOCUP
1999
Springer
145views Robotics» more  ROBOCUP 1999»
13 years 12 months ago
5dpo-2000 Team Description
This paper briefly describes the design principles of the hardware and software of 5dpo-2000 team. An evolutive approach is presented as the robots are constantly being improved wi...
Paulo Costa, António Moreira, Armando Sousa...
ICESS
2004
Springer
14 years 1 months ago
Resource-Aware Programming
Abstract. Traditional wisdom in programming language design suggests that there is a trade-off between expressive power and static guarantees. We describe a novel schema for desig...
Walid Taha