951 search results - page 79 / 191 » Hardware design experiences in ZebraNet |
138
Voted
MICRO
2007
IEEE
15 years 4 months ago
2007
IEEE
y abstract, it is grounded in the experience of many markets. As I will illustrate, it explains much strategic behavior. Information spreads With a bit of effort, any technically s...
122
Voted
ICCAD
2006
IEEE
16 years 1 months ago
2006
IEEE
— Negative Bias Temperature Instability (NBTI) in PMOS transistors has become a significant reliability concern in present day digital circuit design. With continued scaling, th...
148
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
In this paper, we present a methodology for designing a pipeline of accelerators for an application. The application is modeled using sequential C language with simple stylization...
154
click to vote
DATE
2005
IEEE
15 years 10 months ago
2005
IEEE
Importance of addressing soft errors in both safety critical applications and commercial consumer products is increasing, mainly due to ever shrinking geometries, higher-density c...
114
Voted
ASPDAC
2006
ACM
15 years 10 months ago
2006
ACM
System-on-chip and system-in-package result in increased number of I/O cells and complicated constraints for both chip designs and package designs. This renders the traditional ma...