Sciweavers

951 search results - page 81 / 191
» Hardware design experiences in ZebraNet
Sort
View
ICRA
2010
IEEE
127views Robotics» more  ICRA 2010»
13 years 8 months ago
Coordinating collective locomotion in an amorphous modular robot
— Modular robots can potentially assemble into a wide range of configurations to locomote in different environments. However, designing locomotion strategies for each configura...
Chih-Han Yu, Justin Werfel, Radhika Nagpal
STTT
2010
115views more  STTT 2010»
13 years 8 months ago
Scalable shared memory LTL model checking
Recent development in computer hardware has brought more wide-spread emergence of shared memory, multi-core systems. These architectures offer opportunities to speed up various ta...
Jiri Barnat, Lubos Brim, Petr Rockai
DELTA
2010
IEEE
14 years 3 months ago
Notations for Multiphase Pipelines
— FPGAs, (Field-Programmable Gate Arrays) are often used for embedded image processing applications. Parallelism, and in particular pipelining, is the most suitable architecture ...
Christopher T. Johnston, Donald G. Bailey, Paul J....
SIPEW
2009
Springer
127views Hardware» more  SIPEW 2009»
14 years 2 months ago
Investigating Cache Parameters of x86 Family Processors
Abstract. The excellent performance of the contemporary x86 processors is partially due to the complexity of their memory architecture, which therefore plays a role in performance ...
Vlastimil Babka, Petr Tuma
ACE
2004
186views Education» more  ACE 2004»
13 years 11 months ago
TinkerNet: A Low-Cost Networking Laboratory
The 2002 SIGCOMM Workshop on Educational Challenges for Computer Networking [Kur02a] exposed many issues related to teaching computer networking with the need for a laboratory in ...
Michael Erlinger, Mart Molle, Titus Winters, Chris...