Sciweavers

    421 search results - page 71 / 85
    » Hardware efficient architectures for Eigenvalue computation
    Sort
    View
    IPPS
    2000
    IEEE
    133views Distributed And Parallel Com...» more  IPPS 2000»
    Fault-Tolerant Distributed-Shared-Memory on a Broadcast-Based Interconnection Network
    13 years 11 months ago
    Fault-Tolerant Distributed-Shared-Memory on a Broadcast-Based Interconnection Network
    Download  ipdps.cc.gatech.edu
    The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) is a low-latency, high-bandwidth interconnection network which directly links arbitrary pairs of processor nodes wit...
    Diana Hecht, Constantine Katsinis
    claim paper
    Read More »
    ESANN
    2006
    126views Neural Networks» more  ESANN 2006»
    FPGA implementation of an integrate-and-fire LEGION model for image segmentation
    13 years 8 months ago
    FPGA implementation of an integrate-and-fire LEGION model for image segmentation
    Download  www.dice.ucl.ac.be
    Abstract. Despite several previous studies, little progress has been made in building successful neural systems for image segmentation in digital hardware. Spiking neural networks ...
    Bernard Girau, Cesar Torres-Huitzil
    claim paper
    Read More »
    DAC
    2009
    ACM
    113views Computer Architecture» more  DAC 2009»
    Non-intrusive dynamic application profiling for multitasked applications
    14 years 8 months ago
    Non-intrusive dynamic application profiling for multitasked applications
    Download  www.ece.arizona.edu
    Application profiling ? the process of monitoring an application to determine the frequency of execution within specific regions ? is an essential step within the design process f...
    Karthik Shankar, Roman L. Lysecky
    claim paper
    Read More »
    DAC
    2003
    ACM
    165views Computer Architecture» more  DAC 2003»
    Coverage directed test generation for functional verification using bayesian networks
    14 years 8 months ago
    Coverage directed test generation for functional verification using bayesian networks
    Download  www.research.ibm.com
    Functional verification is widely acknowledged as the bottleneck in the hardware design cycle. This paper addresses one of the main challenges of simulation based verification (or...
    Shai Fine, Avi Ziv
    claim paper
    Read More »
    VLSID
    2002
    IEEE
    123views VLSI» more  VLSID 2002»
    Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories
    14 years 7 months ago
    Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories
    Download  www.cse.psu.edu
    With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a cri...
    Victor Delaluz, Mahmut T. Kandemir, Narayanan Vija...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.