Sciweavers

1118 search results - page 216 / 224
» Hardware interface design for real time embedded systems
Sort
View
RAS
2008
108views more  RAS 2008»
13 years 6 months ago
Towards long-lived robot genes
Robot projects are often evolutionary dead ends, with the software and hardware they produce disappearing without trace afterwards. Common causes include dependencies on uncommon ...
Paul M. Fitzpatrick, Giorgio Metta, Lorenzo Natale
EUROMICRO
2009
IEEE
14 years 2 months ago
Exercise Generation by Group Models for Autonomous Web-Based Learning
Abstract— Creating exercises for learners requires significant time. This is one reason, beside difficulties of discussing individualized tasks in a classroom setting, why often ...
Michael Sonntag
HICSS
1996
IEEE
165views Biometrics» more  HICSS 1996»
13 years 11 months ago
Advanced Distributed Simulation through the Aggregate Level Simulation Protocol
The venerable problem solving technique of simulation finds itself inthe midstof a revolution. Where once it was regarded as a "technique of last resort" for systems ana...
Richard M. Weatherly, Annette L. Wilson, Bradford ...
ISCA
2010
IEEE
336views Hardware» more  ISCA 2010»
13 years 11 months ago
Reducing cache power with low-cost, multi-bit error-correcting codes
Technology advancements have enabled the integration of large on-die embedded DRAM (eDRAM) caches. eDRAM is significantly denser than traditional SRAMs, but must be periodically r...
Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chisht...
CODES
2007
IEEE
14 years 1 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling