Sciweavers

40 search results - page 7 / 8
» Hardware software partitioning of software binaries: a case ...
Sort
View
CODES
2006
IEEE
14 years 1 months ago
Bounded arbitration algorithm for QoS-supported on-chip communication
Time-critical multi-processor systems require guaranteed services in terms of throughput, bandwidth etc. in order to comply to hard real-time constraints. However, guaranteedservi...
Mohammad Abdullah Al Faruque, Gereon Weiss, Jö...
DSD
2008
IEEE
165views Hardware» more  DSD 2008»
14 years 2 months ago
Application Analysis for Parallel Processing
Effective mapping of multimedia applications on massively parallel embedded systems is a challenging demand in the domain of compiler design. The software implementations of emerg...
Muhammad Rashid, Damien Picard, Bernard Pottier
ARITH
1999
IEEE
14 years 2 hour ago
Correctness Proofs Outline for Newton-Raphson Based Floating-Point Divide and Square Root Algorithms
This paper describes a study of a class of algorithms for the floating-point divide and square root operations, based on the Newton-Raphson iterative method. The two main goals we...
Marius A. Cornea-Hasegan, Roger A. Golliver, Peter...
EUROMICRO
2006
IEEE
14 years 1 months ago
Composing Components in Design Phase using Exogenous Connectors
Composition can take place during different stages of component life cycle. We identify two main stages : design phase - components are composed into composite components for reus...
Kung-Kiu Lau, Ling Ling, Zheng Wang
CASES
2007
ACM
13 years 11 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov