Sciweavers

734 search results - page 136 / 147
» Hardware support for code integrity in embedded processors
Sort
View
GPCE
2009
Springer
14 years 3 days ago
A generative programming approach to developing pervasive computing systems
Developing pervasive computing applications is a difficult task because it requires to deal with a wide range of issues: heterogeneous devices, entity distribution, entity coordi...
Damien Cassou, Benjamin Bertran, Nicolas Loriant, ...
ICS
2001
Tsinghua U.
13 years 12 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...
ISCA
1999
IEEE
105views Hardware» more  ISCA 1999»
13 years 11 months ago
The Program Decision Logic Approach to Predicated Execution
Modern compilers must expose sufficient amounts of Instruction-Level Parallelism (ILP) to achieve the promised performance increases of superscalar and VLIW processors. One of the...
David I. August, John W. Sias, Jean-Michel Puiatti...
ECRTS
2002
IEEE
14 years 13 days ago
'QoS Safe' Kernel Extensions for Real-Time Resource Management
General-purpose operating systems are ill-equipped to meet the quality of service (QoS) requirements of complex real-time applications. Consequently, many classes of realtime appl...
Richard West, Jason Gloudon
DAC
2002
ACM
14 years 8 months ago
Design of a high-throughput low-power IS95 Viterbi decoder
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
Xun Liu, Marios C. Papaefthymiou