Sciweavers

734 search results - page 71 / 147
» Hardware support for code integrity in embedded processors
Sort
View
CASES
2003
ACM
14 years 28 days ago
Reducing code size with echo instructions
In an embedded system, the cost of storing a program onchip can be as high as the cost of a microprocessor. Compressing an application’s code to reduce the amount of memory requ...
Jeremy Lau, Stefan Schoenmackers, Timothy Sherwood...
CSE
2009
IEEE
13 years 11 months ago
Hardware Containers for Software Components: A Trusted Platform for COTS-Based Systems
Abstract--Much of modern software development consists of assembling together existing software components and writing the glue code that integrates them into a unified application...
Eugen Leontie, Gedare Bloom, Bhagirath Narahari, R...
ASPLOS
2008
ACM
13 years 9 months ago
Hardbound: architectural support for spatial safety of the C programming language
The C programming language is at least as well known for its absence of spatial memory safety guarantees (i.e., lack of bounds checking) as it is for its high performance. C'...
Joe Devietti, Colin Blundell, Milo M. K. Martin, S...
JSA
2008
94views more  JSA 2008»
13 years 7 months ago
Energy reduction through crosstalk avoidance coding in networks on chip
Commercial designs are currently integrating from 10 to 100 embedded processors in a single system on chip (SoC) and the number is likely to increase significantly in the near fut...
Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cri...
HPCA
2012
IEEE
12 years 3 months ago
BulkSMT: Designing SMT processors for atomic-block execution
Multiprocessor architectures that continuously execute atomic blocks (or chunks) of instructions can improve performance and software productivity. However, all of the prior propo...
Xuehai Qian, Benjamin Sahelices, Josep Torrellas