Sciweavers

723 search results - page 10 / 145
» Heterogeneous behavioral hierarchy for system level designs
Sort
View
SIGMETRICS
1992
ACM
128views Hardware» more  SIGMETRICS 1992»
13 years 11 months ago
MemSpy: Analyzing Memory System Bottlenecks in Programs
To cope with the increasing difference between processor and main memory speeds, modern computer systems use deep memory hierarchies. In the presence of such hierarchies, the perf...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...
CODES
2006
IEEE
14 years 1 months ago
Integrated analysis of communicating tasks in MPSoCs
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
Simon Schliecker, Matthias Ivers, Rolf Ernst
ECBS
2005
IEEE
93views Hardware» more  ECBS 2005»
14 years 1 months ago
Embedded System Engineering Using C/C++ Based Design Methodologies
This paper analyzes and compares the effectiveness of various system level design methodologies in assessing performance of embedded computing systems from the earliest stages of ...
Claudio Talarico, Aseem Gupta, Ebenezer Peter, Jer...
IJCNN
2006
IEEE
14 years 1 months ago
Constraints on the Design Process for Systems with Human Level Intelligence
—Any system which must learn to perform a large number of behavioral features with limited information handling resources will tend to be constrained within a set of architectura...
L. Andrew Coward
RTCSA
2005
IEEE
14 years 1 months ago
Optimization of Hierarchically Scheduled Heterogeneous Embedded Systems
We present an approach to the analysis and optimization of heterogeneous distributed embedded systems for hard real-time applications. The systems are heterogeneous not only in te...
Traian Pop, Paul Pop, Petru Eles, Zebo Peng