Sciweavers

723 search results - page 20 / 145
» Heterogeneous behavioral hierarchy for system level designs
Sort
View
CODES
2007
IEEE
14 years 1 months ago
Combined approach to system level performance analysis of embedded systems
Compositional approaches to system-level performance analysis have shown great flexibility and scalability in the design of heterogeneous systems. These approaches often assume c...
Simon Künzli, Arne Hamann, Rolf Ernst, Lothar...
MASCOTS
1998
13 years 8 months ago
Caches as Filters: A New Approach to Cache Analysis
As the processor-memory performance gap continues to grow, so does the need for effective tools and metrics to guide the design of efficient memory hierarchies to bridge that gap....
Dee A. B. Weikle, Sally A. McKee, William A. Wulf
CF
2010
ACM
13 years 10 months ago
Global management of cache hierarchies
Cache memories currently treat all blocks as if they were equally important, but this assumption of equally importance is not always valid. For instance, not all blocks deserve to...
Mohamed Zahran, Sally A. McKee
ICSE
2004
IEEE-ACM
14 years 7 months ago
Assume-Guarantee Verification of Source Code with Design-Level Assumptions
Model checking is an automated technique that can be used to determine whether a system satisfies certain required properties. To address the "state explosion" problem a...
Dimitra Giannakopoulou, Corina S. Pasareanu, Jamie...
DATE
2005
IEEE
90views Hardware» more  DATE 2005»
14 years 1 months ago
System Level Analysis of the Bluetooth Standard
The SystemC modules of the Link Manager Layer and Baseband Layer have been designed in this work at behavioral level to analyze the performances of the Bluetooth standard. In part...
Massimo Conti, Daniele Moretti